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Abstract—Performance enhancements of up to 170% in drain
current, maximum transconductance, and field-effect mobility are
presented for nMOSFETs fabricated with strained-Si channels
compared with identically processed bulk Si MOSFETs. A novel
layer structure comprising Si/Si0 7Ge0 3 on an Si0 85Ge0 15 vir-
tual substrate (VS) offers improved performance advantages and
a strain-compensated structure. A high thermal budget process
produces devices having excellent on/off-state drain-current
characteristics, transconductance, and subthreshold characteris-
tics. The virtual substrate does not require chemical-mechanical
polishing and the same performance enhancement is achieved
with and without a titanium salicide process.
Index Terms—CMOS, drain-current enhancement, nMOS-
FETs, self-heating, SiGe, strained silicon, thermal budget,
transconductance enhancement, virtual substrate.
I. INTRODUCTION
THE LAST few years have seen the Si/SiGe materialsystem widely integrated into bipolar technology [1], [2].
Sales of Si/SiGe bipolar/BiCMOS technologies doubled in
2001 compared with sales in 2000, despite the overall decrease
of 30% in the silicon semiconductor market [3]. The tremen-
dous success of Si/SiGe bipolar and BiCMOS technologies
has resulted in the desire to expand the performance gains
achievable by using SiGe and research is now focusing on
obtaining enhanced CMOS devices by incorporating SiGe
[4]. The 4.2% lattice mismatch between Si and Ge can be
used to obtain strained layers, where electron (in Si under
tension) and hole (in SiGe under compression) transport are
improved [5]. The strained layers are generated by epitaxial
growth on a substrate of differing alloy composition to the
growing film. The larger atomic spacing of Ge compared
with Si results in tensile strained Si when grown on a relaxed
SiGe virtual substrate (VS). In order to achieve compressively
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strained SiGe, growth may either be on unstrained Si or a
SiGe VS of lower alloy composition than the strained SiGe
layer [6]. Modification to the electronic band structure and
a reduced in-plane effective mass enhances hole mobility in
compressively strained SiGe compared with unstrained Si.
Enhanced electron mobility is achieved in tensile strained
Si through reduced intervalley scattering and a reduction in
the in-plane effective mass. By fabricating MOSFET devices
on the strained Si/SiGe layers, faster CMOS devices and
performance enhancements are predicted without the high
costs associated with aggressive geometric scaling [4]. The
enhanced mobility in strained Si/SiGe devices compensates the
reduction in mobility of conventional Si transistor channels as
the gate insulator thickness is reduced [7]. Furthermore, the
similarity of strained Si/SiGe and conventional Si renders SiGe
technology a relatively inexpensive choice for attaining high
performance CMOS. Consequently, Si/SiGe MOS has been
included as a key emerging research technology in the 2001
International Technology Roadmap for Semiconductors [8].
The development of Si/SiGe FET technologies was initially
hindered by the poor quality of relaxed SiGe virtual substrates.
However, growth techniques have since improved dramati-
cally and SiGe material with defect densities of 10 cm
is now routinely available. Nevertheless, the demonstrated
performance of strained Si/SiGe MOS devices remains below
theoretical expectations. The relatively low electrical perfor-
mance of the Si/SiGe MOS devices is mainly attributed to the
Si/SiGe MOS process being modified to conserve the strained
layers [9]. Strained layers may only be grown below a critical
thickness before the strain relaxes. As well as losing the
benefits of enhanced carrier transport, strain relaxation causes
an introduction of misfit dislocations, which degrade device
performance. The critical thickness decreases with increasing
lattice mismatch between the strained layer and the substrate.
However, strain and hence enhanced transport properties
increase for higher values of lattice mismatch between the
strained layer and underlying substrate [10], particularly for
the p-channel and n-channels up to VS alloy compositions of
approximately Si Ge . Therefore there is a clear limitation
to the performance enhancement achievable in strained Si/SiGe
MOSFETs. Although it has been shown that a strained layer
can be grown on a given alloy composition material to a
thickness greater than without relaxation [11], so-called
“metastable” material cannot withstand the high thermal budget
processing commonly used in MOS fabrication. Consequently,
most researchers have attempted fabrication of strained Si/SiGe
0018-9383/03$17.00 © 2003 IEEE
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Fig. 1. Optimized CMOS architecture showing electrons in tensile strained Si and holes in compressively strained Si Ge under inversion conditions.
MOSFETs using reduced thermal budgets and/or by lowering
the alloy compositions, ultimately sacrificing the performance
gains achievable [12]–[14].
In addition, all Si/SiGe devices reported to date have
epitaxially grown Si/SiGe layers designed to maximize the per-
formance of either n- or p-channel devices. Advanced CMOS,
however, requires high performance from both n- and p-channel
devices. In the present study, by using a layer structure which
does not compromise the performance of either n- or p-channel
devices, coupled with conventional MOS fabrication, high-per-
formance strained silicon nMOSFETs are demonstrated,
with maximum performance benefits predicted for p-channel
devices using the same VS [15]. Consequently a new route is
presented for obtaining high-performance CMOS. The layer
structure is additionally designed such that strain-compensa-
tion occurs between the n- and p-channels, and with strained
channel thicknesses sufficient to allow conventional surface
cleans and oxidation necessary for high-performance CMOS.
The performance of the strained Si nMOSFETs presented in
this paper exceeds that of recently reported devices [16] and
is significantly enhanced compared with unstrained Si control
devices over a wide range of gate lengths; our increases in drain
current and transconductance are the highest reported
to date. Furthermore, the performance gains are achieved
without VS polishing thus the present technology is more
compatible with conventional Si technology. The novel design
used in the current study has therefore overcome the usual
trade-off encountered in Si/SiGe MOS technology between
performance gains achievable (due to strain and consequently
alloy composition) and thermal budget, while proving the most
compatible n- and p-channel device architecture suitable for
advanced mainstream CMOS applications to date.
II. DEVICE DESIGN AND FABRICATION
The epitaxial layer structure of the strained Si/SiGe devices
is shown schematically in Fig. 1. The strained Si/Si Ge
channel layers are grown on a relaxed constant composition
Si Ge VS. By growing a Si Ge layer on the VS,
the higher Ge content alloy layer is compressively strained,
making the layer ideal for a p-channel of high-mobility holes in
a MOS device [15]. The smaller lattice constant of Si dictates
that the subsequent Si layer (Fig. 1) is in tension, allowing
electron mobility enhancement suitable for the n-channel of
strained Si nMOSFETs. Furthermore, the band offsets between
Fig. 2. High-resolution TEM image of the gate oxide and the strained
Si/Si Ge layers on the relaxed Si Ge VS.
the strained Si and Si Ge layers enable the confinement
of holes in the buried Si Ge layer under negative bias
conditions and a layer of electrons at the surface of the strained
Si when a positive bias is applied to the MOS gate (Fig. 1).
Thus, the present design describes a high-performance CMOS
architecture incorporating a surface n-channel and buried
p-channel. Following selective etching to remove some of
the strained Si material (i.e., the n-channel) above the buried
p-channel in order to increase the pMOSFET device transcon-
ductance, maximum performance is predicted from both n-
and p-channel devices on the single VS architecture [15]. The
sequence of SiGe under compression and Si in tension creates a
strain-compensated structure, minimizing cumulative strain in
the devices. Transmission electron microscopy (TEM) analysis
of the epitaxial layers following processing verified that the
final tensile strained Si surface channel was approximately 7
nm (Fig. 2). The compressively strained Si Ge layer was
measured as 12 nm. The n-channel (strained Si) was intended
to be slightly thicker than measured, and since the strained
Si Ge layer was slightly thicker than anticipated, it is likely
that smearing of the heteroboundaries due to the high thermal
budget process (below) may have caused the slight deviation
from layer specification. Nevertheless, both the strained Si
n-channel and strained Si Ge p-channel were above the
minimum thickness required to achieve maximum performance
gains [17].
The Si/SiGe layers were grown by low-pressure chemical
vapor deposition in an Applied Materials Centura tool using
SiH and GeH in a H carrier gas with B H for p-type doping
[18], [19]. The 1- m constant composition Si Ge VS and
the preceding graded Si Ge layer ( to 0.15) were
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(a)
(b)
Fig. 3. Simulated dependence of subthreshold characteristics on background
doping set-back layer thickness at V = 1:0 V for (a) 100-nm and (b) 250-nm
gate length devices. The set-back layer thickness ranges from 20–90 nm in steps
of 10 nm.
grown above 800 C in order to promote misfit dislocation nu-
cleation and propagation [20]. The strained Si/Si Ge layers
were subsequently grown at reduced temperature for maximum
control of layer thickness and Ge segregation. Secondary ion
mass spectroscopy, x-ray diffraction, and Raman spectroscopy
were used to confirm the as-grown layer thickness, alloy com-
position and strain of a strained Si layer grown directly on a
Si Ge VS at the same time as the device wafers.
Drift-diffusion technology computer aided design (TCAD)
simulations were carried out in Medici [21] in order to deter-
mine a suitable as-grown B profile for the devices. Fig. 3 shows
the simulated variation of subthreshold characteristics with sub-
strate doping set-back layer thickness (the separation be-
tween the substrate doping and the strained Si surface channel)
for MOSFETs with a 6 nm gate oxide. The characteristics were
investigated for set-back layer thicknesses ranging from 20–90
nm in 10-nm intervals. The data is simulated at a drain voltage
of 1.0 V and suggests that a final set-back layer thick-
ness of approximately 50 nm between a 5 10 cm (B)
diffusion edge and the strained Si surface channel would enable
good subthreshold characteristics for 0.25- m gate length de-
vices [Fig. 3(a)], while a greater dependence of set-back layer
thickness is observed for 100-nm gate length devices [Fig. 3(b)].
Fig. 4. C–V characteristics of 100 m  100 m MOS capacitors on
strained Si/SiGe and control device wafers. The similarity of the strained
Si/SiGe accumulation capacitance and the Si control accumulation capacitance
indicates equivalent gate oxide thickness of the devices.
The channel doping was taken to be 1 10 cm in order
to maintain high carrier mobility. An allowance of 25 nm was
incorporated into the initial set-back layer thickness based on
simulations of B diffusion during thermal processing [22]. Dif-
fusion coefficients for B in SiGe were adapted from [23], [24]
and all processing steps carried out at temperatures greater than
400 C were included in the simulation.
The Si/SiGe wafers did not require chemical-mechanical pol-
ishing (CMP), since the as-grown rms roughness of the VS was
low, at 1.3 nm, as measured by AFM and optical profilometry
on 25 m 25 m areas around the wafer. This is one of the
lowest roughness values reported for as-grown Si Ge VS
material to date. Device fabrication mainly followed standard
0.25- m CMOS processing. Active areas were defined in de-
posited oxide and dry thermal oxidation at 800 C followed by
a N anneal produced a 6-nm gate oxide, measured by capac-
itance–voltage (C–V) profiling on MOS capacitors fabricated
on the device wafers and by TEM (Fig. 2). Representative C–V
characteristics of 100 m 100 m MOS capacitors are shown
in Fig. 4. The similarity of the two accumulation capacitances
indicates that the oxide thickness of the strained Si/SiGe wafer
is equivalent to that of the control wafer. The small plateau in
capacitance observed on the strained Si/SiGe MOS capacitor
at approximately 1 V is due to the confinement of holes in
the Si Ge layer [25]. Fig. 5 shows the interface trap den-
sity as a function of bandgap energy measured using a
quasistatic C–V technique [26]. at mid-gap was found to be
approximately 6 10 cm eV for both capacitors, con-
firming that the Si/SiO interface quality of the strained Si/SiGe
devices was similar to the control devices. The small discrep-
ancy in the gate oxide thickness measured by TEM (6 nm) and
the electrical oxide thickness measured by C–V (6.5 nm) is due
to quantum mechanical and polysilicon depletion effects [27].
Electron beam lithography defined polysilicon gate lengths L
down to 150 nm and As implants annealed at 1050 C for 20
s created the source and drain. Duplicate Si/SiGe and control
Si wafers additionally underwent a salicide process split using
Si N side-wall spacers and TiSi . A bright-field TEM image
of a typical silicided strained Si/SiGe device structure is shown
in Fig. 6. The silicide was found to reduce the sheet resistance
of the Si/SiGe source and drain regions from 68 /sq to below
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Fig. 5. Interface trap density (D ) versus bandgap energy for a strained
Si/SiGe and Si control MOS capacitors indicating equivalent mid-band D
values.
Fig. 6. Bright-field TEM image of a 150-nm drawn gate length strained
Si/SiGe device structure.
8 /sq, as measured on standard Van der Pauw structures on the
device wafers.
III. DEVICE RESULTS
The nMOSFETs exhibited excellent subthreshold character-
istics. Fig. 7 shows the transfer characteristics of a 0.3- m L
silicided strained Si device at V and 1.0 V. The
nMOSFET gate width W is 5 m. is the applied gate
voltage and is the device threshold voltage. There is a ten
order of magnitude difference between the on-state drain current
and the off-state drain current and the subthreshold
slope is 80 mV/dec. Drain-induced barrier lowering (DIBL) was
found to be below 10 mV/V and equal to the control devices over
a wide range of gate lengths (Fig. 8). as a function of L for
the devices is shown in Fig. 9 and the steepness of the roll-off
characteristics for the strained Si/SiGe devices are also found
to be similar to those of the Si control devices. Enhanced diffu-
sion of As in SiGe compared with that in bulk Si may cause the
slightly earlier roll-off observed for the strained Si/SiGe MOS-
FETs compared with the Si controls. C–V profiling of MOS ca-
pacitors on the Si/SiGe and Si control device wafers confirmed
that of the Si/SiGe wafer was equivalent to that of the Si
control wafers. Therefore, the lower values observed for the
Fig. 7. Typical log I versus V –V characteristics for a 0.3 m (L) 5 m
(W) silicided strained Si device at V = 0:1 V and 1.0 V. I /I exceeds ten
orders of magnitude.
Fig. 8. DIBL as a function of gate length for silicided devices. Similar
electrostatic integrity of strained Si and control devices is achieved at all gate
lengths.
strained Si/SiGe device are mainly attributed to the differing
electron affinities of the materials [16], [28].
The variation of transconductance with gate overdrive,
– , for 0.2 m L 5 m W silicided strained Si and
Si control devices is presented in Fig. 10. The maximum
( of the strained Si device is 334 mSmm and is en-
hanced by 50% compared with the Si control device at
V. Fig. 11 shows output characteristics of unsilicided 0.3 m
L) 5 m W devices. Large increases in of the strained
Si device compared with the control device are observed despite
d.c. self-heating at higher , evident as the negative gradient
in the curves. The self-heating of the strained Si/SiGe devices
arises from the lower thermal conductivity of SiGe compared
with Si [29] and results in a significantly elevated channel tem-
perature [30]. Nevertheless, of the strained Si nMOSFETs
is substantially higher than recently reported strained Si de-
vices with a similar geometry and subthreshold characteristics
[16]. This is in spite of our devices having an increase in gate
oxide thickness of 50% and characteristics measured without
using an a.c. conductance technique to remove the effect of
self-heating. At V and – V, of the
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Fig. 9. V as a function of L for the strained Si and Si control devices.
Fig. 10. g versus V –V curves for 0.2 m (L)  5 m (W) silicided
strained Si and Si control devices atV = 1:0V. The strained Si device exhibits
an increase in g of 50% compared with the control device.
strained Si device is approximately 0.55 mA m and is in-
creased by over 140% compared with the Si control device, ex-
ceeding recently published data [14], [16], [31], [32]. Moreover,
unlike the strained Si devices reported in [16] and [31], the ex-
cellent performance of our devices is achieved without requiring
any CMP stages. Therefore, our SiGe MOS technology provides
an improved cost-effective solution to Moore’s Law. The higher
performance of our strained Si/SiGe nMOSFETs is attributed
to full thermal budget processing and simultaneously achieving
optimum channel thickness and strain conditions through use of
a relatively low alloy composition VS. In addition, the strained
Si/SiGe material exhibited a very low defect density. Schimmel
etching was carried out and the threading dislocation density
was found to be approximately 2 10 cm . Consequently
the probability of such defects degrading electrical performance
is small. Simulations show that the high alloy content strain
compensation layer will also allow maximum performance ad-
vantages from p-channel devices [15]. Thus, the novel design
and fabrication process described have overcome the usual per-
formance trade-off encountered in strained Si/SiGe MOS tech-
nology arising from the critical thickness, while demonstrating
the most compatible architecture suitable for advanced CMOS
performance to date.
Fig. 11. I versus V characteristics of unsilicided 0.3 m (L)  5 m (W)
devices inV –V steps of 1.0 V from 0.5 V to 2.5 V. Current drive of the strained
Si device is increased by over 140% compared with the Si control device at
V = 1:5 V, V –V = 1:5 V despite evidence of self-heating.
Fig. 12. Field-effect mobility  versus effective electric field E measured
at V = 0:1 V.
The higher mobility of the strained Si MOSFET channel is
indicated by the early saturation in Fig. 11. This was confirmed
by examining the field-effect mobility [33] on large (10
m) gate length devices as a function of effective field
at V (Fig. 12). The peak was found to be 650
cm V s for the strained Si devices, increased by over
120% compared with the Si control device and equivalent to
the highest reported electron mobility enhancement in strained
Si surface channel MOSFETS to date [16]. In addition, the
peak of the strained Si is greater than recently reported
high-performance devices [32]. Moreover, our mobility data
refers to field-effect mobility , whereas commonly reported
effective mobility inflates mobility values by up to 25%,
particularly at high vertical fields [33]. Nevertheless, Fig. 12
shows that strained Si mobility enhancements exceeding
100% compared with the control devices are achieved at
vertical fields above 0.6 MVcm , suitable for sub-100-nm
devices. Significant mobility enhancements over the universal
mobility curve are also achieved throughout the range
investigated. The deviation observed between the Si control
data and the universal mobility data is considered to primarily
arise from the Si control devices being fabricated directly
on bulk Czochralski-grown Si, which exhibits poor material
quality compared with epitaxially grown Si. In addition, unlike
field-effect mobility data, universal mobility data refers to
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Fig. 13. Comparison of the variation in g of all 0.3 m (L)  5 m (W)
strained Si/SiGe and Si control devices. The nMOSFETs are unsilicided and the
measurements were carried out at V = 1:0 V. The standard deviation of the
mean value of g was equivalent for both sets of devices, highlighting the
excellent Si/SiGe material uniformity.
effective mobility, which takes into account the degradation to
mobility due to the vertical field [33].
Excellent uniformity of the strained Si nMOSFET perfor-
mance was determined by device measurements on all die on
the wafers. A histogram comparing the variation in for
0.3 m L 5 m W strained Si and control devices at
V is shown in Fig. 13. The standard deviation of the
mean value of for the strained Si devices was less than 5%
and within experimental error of the deviation in of the
control devices. The high degree of electrical uniformity exhib-
ited by the nMOSFETs is attributed to the uniform Si/SiGe ma-
terial and demonstrates its suitability for commercial manufac-
ture; equivalent conventional Si industrial processes currently
run with similar deviations in device gain [34]. The superior
as well as of the strained Si/SiGe devices verifies successful
layer design and fabrication as well as material quality.
The higher performance of the strained Si/SiGe nMOSFETs
at V was consistently observed at all gate lengths in-
vestigated, as shown in Fig. 14. The relative performance of the
strained Si devices and the Si controls is shown in Fig. 15. At
V the enhancement in of the strained Si devices
is greater at smaller gate lengths. Performance gains in
(extrinsic) exceeding 170% are clearly demonstrated. These are
the highest room temperature enhancements in of strained
Si/SiGe surface channel nMOSFETs reported to date. The ex-
ceptional performance is shown for both silicided and unsili-
cided devices and indicates the success of the TiSi process on
strained Si/SiGe material. Furthermore, Fig. 8 shows that the
improved performance does not compromise electrostatic in-
tegrity. As is increased, transconductance enhancements of
strained Si devices are reduced for all L, and in particular at
shorter L; at V the enhancement is reduced to below
50% for L m.
The impact of device self-heating due to the low thermal con-
ductivity of SiGe was investigated by measuring W for de-
vices with a range of gate widths W while maintaining a con-
stant field parallel to the device channel. The results for 0.3- m
L devices at V are shown in Fig. 16. The greater de-
viation from ideal saturation characteristics observed for larger
gate width devices is due to the generation of higher currents
in these devices, verifying that the degraded performance en-
Fig. 14. g versus L for silicided devices at V = 1:0 V. Intrinsic values
of g are shown. Large performance gains are achieved at all gate lengths.
Fig. 15. Percentage enhancement in strained Si g (extrinsic) compared
with Si control devices as a function of gate length. V = 0:1 V (silicided);
V = 0:1V (unsilicided); V = 1:2V (unsilicided). Peak performance
gains exceeding 170% are demonstrated. Similar enhancements for silicided
and unsilicided strained Si devices over all gate lengths indicate successful Ti
silicidation of Si/SiGe material. Self-heating causes reduced gains of strained
Si/SiGe devices at higher drive currents (small L, high V ).
hancement in devices producing high current densities is due to
self-heating. Thus, the reduced enhancements in observed
at higher bias voltages and smaller L (Fig. 15) are due to SiGe
self-heating effects dominating the gain available in strained Si
devices producing high current levels rather than a result of ear-
lier velocity saturation in strained Si compared with unstrained
Si [35].
The degradation in mobility at high vertical fields is domi-
nated by surface roughness scattering. However, high values of
fixed oxide charge may also degrade mobility over a wide
range of [33]. The Si control device exhibits a slightly
slower decrease of mobility with than observed for the
strained Si device (Fig. 12). The greater dependence of on
for the strained Si device may be indicative of slightly
higher gate oxide interface roughness than that of the control
device. This may arise, for example, from Ge segregation from
the SiGe layers into the Si channel leading to nonuniform oxida-
tion rates [12] and consequently gate oxide interface roughness.
Interference of Ge during gate oxidation additionally causes de-
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Fig. 16. Dependence of I on (V –V ) for 0.3-m strained Si/SiGe devices
as a function of W at V = 1:0 V. The deviation from ideal device behavior
increases for larger W devices due to the increased impact of self-heating.
graded electrical properties of oxides. However, C–V measure-
ments indicated that for the strained Si devices was sim-
ilar to that of the control device (Fig. 5) and therefore it is an-
ticipated that for both devices is also similar. Consequently
the impact of Ge segregation on the electrical characteristics of
devices in the current study is believed to be minor. Further-
more, little difference in the gate oxide/Si interface roughness
between strained and unstrained Si is expected from Si/SiGe
material with such low values of cross-hatching roughness [36].
The slightly larger decrease in for the strained Si device at
higher fields is therefore attributed to being derived from
, which has been shown to decrease due to self-heating at
higher current levels and thus higher . At V the ef-
fects are small (Fig. 15), in agreement with mobility data. How-
ever, at higher the reduced performance advantages due to
self-heating are significant (see Figs. 15 and Fig. 16). Conse-
quently, minimizing self-heating, for example by using pulsed
a.c. measurements or reducing the VS thickness will result in
even greater performance gains over a wider range of operating
conditions.
IV. CONCLUSION
High-performance nMOSFETs have been fabricated with an
optimized strained Si/SiGe channel. The layer structure incor-
porated a high Ge content strain compensation layer, which min-
imized the overall strain within the device. Electrical perfor-
mance in terms of transconductance, field-effect mobility and
on-state drain current was found to be enhanced by up to 170%
compared with conventional MOSFETs, some of the highest
gains reported to date, while excellent off-state leakage currents
and subthreshold characteristics were maintained. The high per-
formance has been attained without the use of CMP or pulsed
measurements. No modifications to standard processing were
necessary and the gain in silicided strained Si/SiGe device per-
formance was as great as in their unsilicided counterparts. The
work suggests that pulsed measurements should be used for
device measurements in order to assess the full potential of
strained Si/SiGe MOSFETs, since this is a more realistic reflec-
tion of device performance in switching circuits.
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